module add_always (
  input wire [63:0] a,
  input wire [63:0] b,
  input wire cin,
  output reg [63:0] sum,
  output reg cout
);

always @(a, b, cin) begin
  {cout, sum} = a + b + cin;
end

endmodule